


Dipole Engineering for Tunable Retention in Gain Cell Memory

Fabia F. Athena, PI: Prof. H.-S. Philip Wong
Energy Postdoctoral Fellow
Electrical Engineering
Stanford University


On-Chip Memory



- **High bandwidth on-chip memory can be a solution**

- *M. Aly, ..., H.-S. P. Wong, S. Mitra, Computer, 2015*
- *M. Aly, ... H.-S. P. Wong, S. Mitra, Proc. IEEE, 2019*

2T Gain Cell



WWL : Write wordline
WBL : Write bitline
RWL : Read wordline
RBL : Read bitline
SN : Storage node



- ✓ Logic compatible
- ✓ Nondestructive read
- ✓ Amplify Stored Charge by a read transistor
- ✓ Denser than SRAM

*2T: Two Transistors


Precise control of V_T is essential in Gain Cell

- Negative V_T leads to retention failure due to leakage
- Excessively positive V_T results in write failure



2T Gain Cell



BEOL Compatible Amorphous Oxide Semiconductors (AOS)



Plasma Enhanced Atomic Layer Deposition (ALD)




FEOL: front end of line, BEOL: back end of line, 2T: two transistor, 1T-1C: two transistor one capacitor




Precise control of V_T is Difficult in Oxide Semiconductor FET

- ID engineering should shift V_T without affecting other device properties (e.g., mobility, I_{on} , SS)



Negative and Positive Interfacial Dipole



- Negative dipole layer
- Positive dipole layer

Dipole Engineered OSFETs Fabrication



- Gate: e-beam Ti/Pt (5 nm /70 nm)
- Dielectric: ALD HfO₂; O₂ plasma @ 200°C
- ID forming layer: ALD Al₂O₃ O₂ plasma @ 200 °C, (1) 0.2 nm, (2) 0.6 nm, (3) 0.9 nm
- Channel: ALD IWO, 3 nm, O₂ plasma @ 225°C
- S/D: e-beam evaporation Ni/Au(50 nm/50 nm)

**max. process temp. < 225°C




Thin Alumina at OS/Dielectric Interface

- TEM and EDS images reveal a thin Al_2O_3 layer in between the dielectric and oxide semiconductor (OS) channel in the ID (Interface dipole) device




Multi V_T can be achieved

- Multiple V_T can be achieved with a maximum increase of ~ 450 - 500 mV from STD





Dipole is an 'Orthogonal' Knob

- V_T tuning without affecting I_{on} @ $V_{GS} = 3$ V and μ_{FE}




High Temperature V_T

- V_T difference from the STD device remains ~ 450 mV at 85°C




Cryogenic temperature V_T

- V_T difference from the STD device remains ~ 450 mV at -10 K





Dipole enables comparable V_T roll off in short channel

- μ_{FE} remains similar across varying channel length
- Comparable V_T roll-off



Different Oxide Semiconductors



- V_T shift with dipole is possible for different oxide semiconductor materials
- SiO_x is another dipole shifter for oxide semiconductors



Another Dipole-Forming Candidate: SiO_x




- SiO_x is another dipole shifter for oxide semiconductor FETs

Silicon Oxide dipole forming layer (SiL)






Finer V_T control with SiO_x dipole

- SiO_x dipole enables fine-grained V_T tuning
- Compared with an AlO_x dipole of the same thickness, SiO_x achieves a larger V_T shift





Dipole integration in OS Gain Cell memory

- V_{SN} drop reduced by $\sim 13.5\%$ at 85°C in ID GC
- Improved V_{SN} stability due to higher V_T




AC/Pulsed PBS

- ID GC exhibits smaller shifts than the STD GC at 85°C



Tunable Retention by ID Engineering: SiO_x dipole

- SiO_x dipole enables fine-grained multi-V_T and multi-retention capability




Keywords: CSN= storage node capacitance, ΔV = storage node voltage drop, t = retention time, W = width





Tunable Retention by ID Engineering: AlO_x dipole

- As V_T increases, GC leakage reduces enabling longer retention
- ID3 GCs with various read/write sizes show excellent retention




Dipole engineering of OS Gain Cell: Lower Refresh Power



- High V_T GC reduces refresh cost
- $50,000 \times$ lower energy consumption in high V_T GC than the baseline



Interface Dipole Engineering for Tunable Retention



Interface Dipole (ID) Engineering





Keywords: IO: Indium Oxide, IWO: Indium Tungsten Oxide, ITO: Indium Tin Oxide, IGZO: Indium Gallium Zinc Oxide, V_T : Threshold Voltage



This work is generously supported by



JUMP



Stanford | ENERGY
Precourt Institute for Energy



Stanford | ENERGY
Postdoctoral Fellowship



Stanford | Non-Volatile Memory Technology Research Initiative (NMTRI)

Stanford Differentiated Access Memories Project

Stanford | SystemX Alliance

