# OpenGC: An Open-Source Gain Cell Compiler

Xinxin Wang 01/10/2025



Memory Wall

Slide by Shuhan Liu Stanford University

# SRAM scaling miniaturization



#### Memory Needs Outpace Memory Advances



https://nano.stanford.edu/downloads/technology-integration-trend

We need innovations for high-density on-chip memory

Slide by Shuhan Liu Stanford University

# Gain Cell memory: higher density than SRAM



Koustav Jana,... H.-S. P. Wong, ITC, poster # 05\_1003, 2024, S. Liu ...et al., EDL, 2024.

### Gain Cell memory: BEOL implementation



Shuhan Liu, ..., H.-S. Philip Wong, IEDM 2023, T-ED 2024, VLSI 2024

Slide by Shuhan Liu Stanford University

To enable fast, accurate, customizable, and optimized Gain Cell bank generation and performance simulation:

### We need a Gain Cell compiler

M. R. Guthaus, et al., "OpenRAM: An Open-Source Memory Compiler", ICCAD, 2016

### Related work

RAAAM GCRAM

- GEMTOO Simulator
- Up-to **2X Higher density** vs. SRAM
- Up-to 50% area reduction vs. SRAM
- Standard SRAM interface
- Extended interface options vs. SRAM
- Single/two ported
- Up to **2Mbit** instances
- Standard CMOS process
- Single cycle operation
- Customizable

#### Limitations:

- 3T GCRAM
- commercialized
- not open-access

Limitations:

- No netlist and layout
- No power evaluation
- Very rough delay estimation

OpenRAM Compiler

- Open-source SRAM compiler
- Support open-source PDKs
- SRAM bank netlist & layout generation
- Performance simulation

#### Limitations:

- No Gain Cell support
- No commercial PDK support



# **OpenRAM SRAM compiler**

- Front-end: Create Netlist and Layout, DRC & LVS check;
- Back-end: Perform simulations on these generated files



M. R. Guthaus, et al., "OpenRAM: An Open-Source Memory Compiler", ICCAD, 2016

# **OpenRAM SRAM compiler**

• Example: 16x16 SRAM macro (file:///E:/OneDrive%20-%20Stanford/CNT-ITO/OpenRAM/sram\_16x2.html)



M. R. Guthaus, et al., "OpenRAM: An Open-Source Memory Compiler", ICCAD, 2016

# **OpenRAM SRAM compiler**

- Limitations:
  - Support NCSU FreePDK 45nm, MOSIS 0.35um (SCN4M\_SUBM), Skywater 130nm (sky130), no advanced tech nodes
  - Only SRAM is supported
  - Only one macro architecture is supported

# Methodology to extend OpenRAM functionality

- Step 1: Porting to new PDKs (a) Step 1: technology script tech.py Layer **Device** libs Spice definitions and or models parameters **DRC** rules Step 2: customized bitcell and modules Schematic Export Write Spice and layout GDSII **Netlists** files design Step 3: fix DRC & LVS errors Fix errors No **DRC & LVS** Clean Yes Done Check
- Step 2: Adding new memory technologies



#### Gain Cell memory operations



### **OpenGC:** bank architecture



### **OpenGC: Example layout generation**

#### A 32x32 Gain Cell bank generated by OpenGC



# Gain Cell vs. SRAM: area

(a) 100,000 Lavout Area GC array area < SRAM array area -GC bank 🔶 SRAM bank 🔶 GC array 🔶 SRAM array 80,000  $\rightarrow$  GC cell size < SRAM cell size (Zmo) 000 40,000 GC bank area > SRAM bank area 20,000 for small bank size  $\rightarrow$  GC has separate peripheral 12 16 Bank size (Kb) circuits for different ports (b) **Area Comparison** 150% GC array efficiency SRAM array efficiency GC bank area < SRAM bank area 100% GC area / SRAM area GC array efficiency trend for large bank size SRAM array efficiency trend ••• GC area / SRAM area trend 50%  $\rightarrow$  Peripheral circuits are amortized 0% 256 1 64 16 Bank size ord University

# Gain Cell vs. SRAM: area

- Dual-port peripheral of GC bank allows simultaneous read and write operations, resulting in high bandwidth
- Dual-port SRAM bank area is ~2x of single-port SRAM bank area, which is larger than GC bank.



# Gain Cell vs. SRAM: delay and power



# Gain Cell retention modulation



	Write	Read	Retention	Cell
	Speed	Speed	(room	Size
	(ns)	(ns)	temp)	(µm <sup>2</sup> )
Si-Si GC	1	1	~10 µs	1.410
OS-OS GC	10	10	~10 s	0.192
Hybrid OS-Si GC	10	1	~100 ms	0.125

Table 1: Simulation results on 40 nm node 2T GC variants.

By adjusting the transistor design (like Vth and channel material), the retention can be tuned to accommodate for different applications (such as activation caches and weight memory in AI inference).

### Next Steps

- Add BEOL layers to PDK tech files
- Add support for hybrid Gain Cell and OS-OS Gain Cell
- Add level shifters and multiple variants of sense amp & drivers

#### Summary

- We developed OpenGC to enable fast, accurate, customizable, and optimized Gain Cell bank design as high-density on-chip memory
- We introduced a standard methodology for porting OpenRAM compiler to new PDKs and memory technologies
- OpenGC supports Gain Cell bank design generation with TSMC N40 PDK and precise Spice simulations for performance evaluation
- By following the proposed methodology, OpenGC can be extended to support additional types of Gain Cell memory and other PDKs