



# OpenGC: An Open-Source Gain Cell Compiler



Xinxin Wang

01/10/2025


# Memory Wall



# SRAM scaling miniaturization




# Memory Needs Outpace Memory Advances




**We need  
innovations for  
high-density  
on-chip memory**

# Gain Cell memory: higher density than SRAM



# Gain Cell memory: BEOL implementation



To enable *fast, accurate, customizable, and optimized* Gain Cell bank generation and performance simulation:

**We need a Gain Cell compiler**

# Related work


## • RAAAM GCRAM

- Up-to **2X Higher density** vs. SRAM
- Up-to **50% area reduction** vs. SRAM
- Standard **SRAM interface**
- **Extended interface options** vs. SRAM
- **Single/two** ported
- Up to **2Mbit** instances
- **Standard CMOS** process
- **Single cycle** operation
- **Customizable**

### Limitations:

- 3T GCRAM
- commercialized
- not open-access

## • GEMTOO Simulator



### Limitations:

- No netlist and layout
- No power evaluation
- Very rough delay estimation

## • OpenRAM Compiler

- Open-source SRAM compiler
- Support open-source PDKs
- SRAM bank netlist & layout generation
- Performance simulation


### Limitations:

- No Gain Cell support
- No commercial PDK support




# OpenRAM SRAM compiler

- Front-end: Create Netlist and Layout, DRC & LVS check;
- Back-end: Perform simulations on these generated files



# OpenRAM SRAM compiler

- Example: 16x16 SRAM macro ([file:///E:/OneDrive%20-%20Stanford/CNT-ITO/OpenRAM/sram\\_16x2.html](file:///E:/OneDrive%20-%20Stanford/CNT-ITO/OpenRAM/sram_16x2.html))




# OpenRAM SRAM compiler


- Limitations:
  - Support NCSU FreePDK 45nm, MOSIS 0.35um (SCN4M\_SUBM), Skywater 130nm (sky130), no advanced tech nodes
  - Only SRAM is supported
  - Only one macro architecture is supported

# Methodology to extend OpenRAM functionality



- Step 1: Porting to new PDKs




- Step 2: Adding new memory technologies



# Gain Cell memory operations



# OpenGC: bank architecture




**SRAM bank**




**Gain Cell bank**

- separate read and write ports
- single-ended read out
- predischarge array for read port





# OpenGC: Example layout generation

A 32x32 Gain Cell bank generated by OpenGC



# Gain Cell vs. SRAM: area


- GC array area < SRAM array area  
→ GC cell size < SRAM cell size
- GC bank area > SRAM bank area for small bank size  
→ GC has separate peripheral circuits for different ports
- GC bank area < SRAM bank area for large bank size  
→ Peripheral circuits are amortized







# Gain Cell vs. SRAM: area

- Dual-port peripheral of GC bank allows simultaneous read and write operations, resulting in high bandwidth
- Dual-port SRAM bank area is  $\sim 2x$  of single-port SRAM bank area, which is larger than GC bank.




# Gain Cell vs. SRAM: delay and power

- GC frequency < SRAM frequency
  - GC uses single-ended readout
  - GC storage node voltage is  $V_{dd} - V_{th}$  when writing "1"
- GC leakage power < SRAM leakage power
  - There is no direct path from Vdd to GND in GC
- An abrupt change of GC freq and power from 1 Kb to 4 Kb
  - Increase in delay chain stages



# Gain Cell retention modulation



|                 | Write Speed (ns) | Read Speed (ns) | Retention (room temp) | Cell Size ( $\mu m^2$ ) |
|-----------------|------------------|-----------------|-----------------------|-------------------------|
| Si-Si GC        | 1                | 1               | $\sim 10 \mu s$       | 1.410                   |
| OS-OS GC        | 10               | 10              | $\sim 10 s$           | 0.192                   |
| Hybrid OS-Si GC | 10               | 1               | $\sim 100 ms$         | 0.125                   |

**Table 1: Simulation results on 40 nm node 2T GC variants.**

By adjusting the transistor design (like  $V_{th}$  and channel material), the retention can be tuned to accommodate for different applications (such as activation caches and weight memory in AI inference).

# Next Steps

- Add BEOL layers to PDK tech files
- Add support for hybrid Gain Cell and OS-OS Gain Cell
- Add level shifters and multiple variants of sense amp & drivers

# Summary

- We developed OpenGC to enable fast, accurate, customizable, and optimized Gain Cell bank design as high-density on-chip memory
- We introduced a standard methodology for porting OpenRAM compiler to new PDKs and memory technologies
- OpenGC supports Gain Cell bank design generation with TSMC N40 PDK and precise Spice simulations for performance evaluation
- By following the proposed methodology, OpenGC can be extended to support additional types of Gain Cell memory and other PDKs