My Thoughts on Memory:

DRAM / Flash

- Highly optimized process
- 3-D already



SRAM

– Std process/planar

Memory speed and power

- Mostly set by wires not cells
- Area set by wires/contacts in planar cells

Power Generality Trade-off

- Scatter data for best worst case
- Concentrate data for best locality
 - But worst worst-case

What is Different Now?

- Cost/bit no longer king
- Advanced packaging
- Liquid cooling

First Steps (already Happening?)

- Replace large SRAM w/ DRAM
- DRAM w/ Flash (when possible)

Creating New Commodity Memories – Locality first DRAM chiplets

- Stacked SRAM



Overcoming Memory Limitations for On-Device AI and LLM in Wearable AR Systems

Huichu Liu Silicon Research, Reality Labs, Menlo Park, CA Jan 10th, 2025





celerator Logic Laye

Memory

Layers

Average Bandwidth [GB/s]



Inference-RAM

A novel multi-decadal memory category

Addressing the exponential growing demand for AI inference acceleration, currently stifled by power hungry on-chip communication and off-chip DRAMS

Shridhar Mukund, Chief Systems Architect January 1st, 2025

In collaboration with: Stanford Differentiated Access Memories Project https://MemoryDAX.Stanford.edu



Bringing On-Chip SRAM like read bandwidths at DRAM densities

Inference-RAM, A Read-Optimized Differentiated Access Long-Term Memory



Inference-RAM Chiplet houses long-term intelligence,

which is fully determined at compile-time and is largely constant at run-time

- ✤ Over-provisioned model parameters,
- ✤ Over-provisioned KV caches,
- Network-on-Chip (NoC) route tables
- Program codes, activation function tables, ...

Targeting: >100x advantage in energy-delay product at <10x smaller silicon foot-print



DAM Workshop Panel

Ralph Wittig

Corporate Fellow Head of AMD Research + Advanced Development

January 10 , 2025



AI is Driving Massive Compute Demand



Jaime Sevilla and Edu Roldán, "Training Compute of Frontier Al Models Grows by 4-5x per Year," Epoch Al, May 28, 2024. [Online]. Available: https://epochai.org/blog/training-compute-of-frontier-ai-models-grows-by-4-5x-per-year

FLOP Trends and Requirements



Memory Bandwidth

- Memory Bandwidth must also double every ~2 years to maintain a consistent bytes/FLOP ratio
- HBM bandwidth doubling only every ~4 years
 - Power per stack has been increasing
- To keep up with demand, HBM stacks per GPU must increase driving ever-larger modules
- We must find ways to reduce energy/bit





Dec-14 May-16 Sep-17 Feb-19 Jun-20 Oct-21 Mar-23 Jul-24 Dec-25 Apr-27

Estimated Generational Memory Bandwidth

Datacenter Memory

- 2.5D memory (HBM) is the norm
 - Expensive, but maximizes TCO
- Reaching the limits of current HBM organization with centralized TSVs
 - As much as 90% of HBM power can be (largely horizontal) data movement



Reducing Data Movement Energy





Continual Disaggregation





GEMM Performance with Random Spatially-Unaware Dispatch

9



Better Performance with Spatially Aware Dispatch

Meeting the Challenge Requires Holistic Innovation

- Advanced packaging
- New interconnects and memory
- System level integration
- Spatial computing architectures
- NUMA aware programming models
- Algorithm-software-hardware co-design

AMD