

---

# ***N3XT 3D MOSAIC:***

# **3D Thermal Scaffolding, Multi-Chip Illusion**

Subhasish Mitra





Department of EE and Department of CS

Stanford University

# Abundant-Data Computing: e.g., AI/ML

## *Deadly combination!*

### Memory Wall




### Miniaturization Wall




# Computing Today

---




***Memory***

***Compute***



# *N3XT 3D: Computation immersed in Memory*


## **Nano-Engineered Computing Systems Technology**



***Large Energy Delay Product (EDP) benefits***


# N3XT 3D MOSAIC

**MO**nolithic / **St**acked / **A**ssembled **IC**




# N3XT 3D MOSAIC

**MO**nolithic / **St**acked / **A**ssembled **IC**




# Dense 3D Connections: Large Benefits

## **N3XT 3D Chip**



**Multiple** logic & memory layers in 3D

Energy Delay Product benefits vs. today's packaging




**Monolithic 3D: only way today**


# N3XT 3D: Many Technologies

**BEOL-compatible:  $\leq 400^\circ\text{C}$  fabrication**


## N3XT 3D Chip:




**Carbon nanotubes**




**Oxide FETs**




**2D materials**




**Low-Temp. Si**




**2-Phase Cooling**




**Resistive RAM**




**Hybrid Gain Cell**



**MRAM**



**Ferro-electric**



**3D Thermal Scaffolding**






# Many Activities On-going


## Lab-to-fab

### Industry fabs: many firsts



1. Carbon nanotube FETs (CNFETs)
2. U.S. foundry Resistive RAM (RRAM)
3. Ultra-dense monolithic 3D:  
CNFET+ RRAM + silicon CMOS
4. Product development: e.g., 

## EMD collaboration




### Inference-RAM:

3D, dense, quick & low-energy read,  
write ability sufficient for KV cache

Courtesy: S. Mukund (EMD Electronics)

# N3XT 3D Thermal




**Many 3D layers**

Today's cooling **inadequate** even with advanced heatsinks

AI accelerator layers	<b>3</b>	<b>12</b>
Area overhead	<b>5%</b>	<b>78%</b>

$\Delta T_{3D}$  dominates

4 AI accelerator layers




**Total  $\Delta T$  ( $^{\circ}C$ )**

Thermal vias/power delivery network, floorplanning, scheduling, ...

J. Cong et al., *Proc. Int. Conf. Comput.-Aided Design*, 2004.  
 H. Wei et al., *IEDM* 2012. S. K. Samal et al., *DAC* 2014. J. Li et al., *ACM Trans. Embedd. Comput. Syst.* 2013.

# 3D Thermal Scaffolding


Today's  
metal vias



- ☹️ **Area overhead**
- ☺️ High vertical TC

TC =  
Thermal conductivity


Today's  
Inter Layer Dielectric



- ☹️ **Low TC**
- ☺️ Ultra-low  $\kappa$

$\kappa$  =  
Dielectric constant

**New Thermal  
Inter Layer Dielectric**





- ☺️ **High lateral TC**
- ☹️ Moderately low  $\kappa$

**Selectively placed:**  
co-placement algorithms

# Polycrystalline Diamond Thermal Dielectric

Hardware test structure

BEOL-compatible:  
 $\leq 400^\circ\text{C}$  fab



	TC	K
Today's dielectric	0.2	2
<b>Polycrystalline diamond</b>	<b>105</b>	<b>4</b>

**500x better**

TC =


Thermal conductivity

K =


Dielectric constant

## Large benefits



(hardware test structure)



# Co-Placement Matters: 3D Thermal Scaffolding Results




$Peak \Delta T = T_{peak} - T_{ambient}$



**only 5.5% extra footprint area**


# N3XT 3D MOSAIC

**MO**nolithic / **S**tacked / **A**ssembled **IC**




# "Dream" Chip: All Memory + Compute On-Chip

## *Infeasible, Moving Target*



# Illusion Multi-Chip System

Target: within 10% **end-to-end** EDP of "Dream" chip




**Optimize  $N, M$ 's,  $P$ 's, integration, mapping**



# 1. "Enough" Memory per Chip, Message Costs


## Must achieve target Message Costs

### Excessive intra-layer parallelism expensive



Message latency & energy dominate



### Naïve inter-layer pipelining expensive



Message latency can be hidden, message energy dominates

## 2. Spatiotemporal Fine-grained Power-Gating

**Idle energy overheads must be  $\sim 0$**   
(validated on our MINOTAUR multi-chip system hardware)




# Illusion Mapping

## AI/ML Model



**Operator Graph G**  
Vertices = Tensor Operations  
Edges = Data Dependencies

Chip Assignment:  
 $i = 1, i = 2, i = 3, \dots$   
PE Assignment:  
 $j = 1, \dots, j = 3, \dots$




## Mixed Integer Quadratic Programming (MIQP)

Gurobi Solver

# Illusion MIQP vs. Existing Approaches

	<b>Shao MICRO '19</b>	<b>Narayanan SOSP '19</b>	<b>Unger OSDI '22</b>	<b>Tarnawski NeurIPS '20</b>	<b>Wang ICML '24</b>	<b>Our</b>
Method	Pre-defined Communication Patterns	Dynamic Programming (DP)	Graph Search	Mixed Integer Linear Programming (MILP)	MILP + DP	<b>MIQP</b>
True Minimum	N/A	No		Yes	No	<b>Yes</b>
Computational Cost Model	Measured	Performance Profiler		Architectural Model		<b>Cycle-Accurate Simulation + Emulation + HW Validation</b>
Target	Latency / Throughput	Training Speedup / Throughput		Latency / Throughput		<b>Energy-Delay Product or Energy or Latency or Throughput</b>
Interconnect Topology	Fixed	Fixed	Variable	Fixed	Fixed	<b>Arbitrary</b>
Runtime	N/A	Profiling Time	Minutes	Seconds	Hours	<b>Minutes for 64× larger models</b>



# MINOTAUR: Transformer NVM Edge AI Inference & Training



<b>Transformers &amp; CNNs</b>	
Utilization	<b>93%</b>
Static memory power	<b>19× lower</b> (vs. foundry SRAM)
Active memory power	<b>3.4× lower</b> (vs. no fine-grained power management)
On-chip training	<b>Yes: new algorithm</b>

# Illusion *In Hardware*



## **MINOTAUR Illusion:** 96-MByte Transformers




Chips	8 MINOTAUR
Total RRAM	Up to 96 MB
Total SRAM	Up to 16 MB
C2C Links	4 TX/RX per chip
Networks	CNNs, Transformers

# Illusion *In Hardware*

## MINOTAUR Illusion: 96-MByte Transformers




BERT Encoders scaled to chip count



**<10% of Dream energy and execution time**  
Demonstrated on MINOTAUR with BERT scaled from 1-8 Chips

# Traditional Parallel vs. Illusion System

	Traditional Parallel	Illusion System
Memory/compute	Always on	Fast, fine-grained on/off
Chip-to-chip	Saturated	Sparse








# Illusion via **Emulation** (Beyond Hardware Demos)

**Many thanks to Cadence!**

Parameterized system-scale emulation



Compiler-Based Flow




Cycle-accurate results in ***minutes not days***

# Emulation Challenges for Illusion: Electrical Aspects

## Chip-to-Chip Links


Realized parasitic vs. modeled differ



**Energy 3.4x less**  
(Conservative model for timing closure)

## Power Delivery Network (PDN)


Power cycling charges & discharges PDN



**120 uJ to wakeup & shutdown**

## Clock Tree

Nonzero off power



**0.56 mW of always on power**



**Meticulous hardware calibration essential**

*(multi-chip MINOTAUR system in our case)*

# Illusion Demonstrated *In Hardware and Emulation*

*Illusion demonstrations agree within 5%*

■ Dream ■ Hardware ■ Emulation (Uncalibrated) ■ Emulation



*BERT Encoders on MINOTAUR (12 MB per chip): 16-chip workloads also emulated*

# Heuristics Essential to MIQP Scalability

## 128X Larger ResNet Still Tractable With MIQP

Model Size	Nodes	Edges	Chips	Variables	Constraints	Illusion EDP Overhead vs. Dream	Solve Time
------------	-------	-------	-------	-----------	-------------	---------------------------------	------------


### Also explored:

Highly parallel models (64 branches)  
Fine-grained Transformer parallelism  
Different chip and network configurations

...

# Illusion Scaleup: On-going


**Increase dense 3D layers**  
**Linear**




Reduce **total messages**

**Improve chip-to-chip links**  
**Linear + one-time gains**

*GBytes/s*



*Bytes/pJ*



Reduce **per-message cost**

***Multiplicative effect***

Maintain Illusion despite exponential workload growth over fixed time

# Conclusion

---

## □ ***N3XT 3D MOSAIC***

- Overcome memory wall & miniaturization wall, successful lab-to-fab
- Large system-level Energy Delay Product benefits for AI/ML

## □ **3D Thermal Scaffolding: high-power compute in 3D**

- Co-design: thermal dielectric + 3D architecture + 3D physical design

## □ **Multi-chip Illusion: large AI/ML workloads**

- Hardware results demo effectiveness, superior vs. traditional parallel