

Synthesizing High Level Models from RTL for Efficient Verification of Memory Model Implementations


Yao Hsiao, Caroline Trippel

Jan 10, 2025

Memory Consistency Model (MCM) defines the ordering and visibility of shared memory accesses on a multiprocessor

```

data = 0, flag = 0
C0          C1
① ST [data] 1  ② LD [flag] 1
② ST [flag] 1  ③ LD [data] 0
    
```



Can this execution order of ① ② ③ ④ happen?




Sequential Consistency (SC)




MCMs determine **legal outcomes** of a parallel program on a machine



Memory Consistency Model (MCM) defines the ordering and visibility of shared memory accesses on a multiprocessor




Challenge: How do we ensure that microarchitecture correctly implements its ISA MCM?



Challenge: How do we ensure that microarchitecture correctly implements its ISA MCM?




Challenge: How do we ensure that microarchitecture correctly implements its ISA MCM?



State-of-the-art top-down approach:

Manually encode **formal MCM properties**, map down to RTL signals, and evaluate with model checkers to get **bounded proofs**.

The *Check Tools* Automate Formal Verification of Hardware Memory Model Implementations By Analyzing Abstract Model of Hardware




Axiomatic Microarchitectural Models Enable Formal Analysis

[Lustig+, ASPLOS'16]

```
Axiom Ld_exe_path:  
forall microops i,  
IsAnyRead i ⇒  
AddEdges [((i, IF), (i, DX));  
((i, DX), (i, RdMm));  
((i, RdMm), (i, L1$));  
((i, L1$), (i, WB));] \/  
AddEdges [((i, IF), (i, DX));  
((i, DX), (i, WB));]  
// Other axioms...
```

First order logic **axiomatic model** of a microarchitecture = a set of invariants upheld by the microarchitecture:

- Omits **combinational** logic details
- Retains **state updates** and **ordering** details



Verification Challenge: How to Verify that a μ SPEC Accurately Represents a SystemVerilog Microarchitecture

μ SPEC looks **quite different** from SystemVerilog!

```
Axiom Ld_exe_path:  
forall microops i,  
IsAnyRead i  $\Rightarrow$   
AddEdges [((i, IF), (i, DX));
```

 **Handwritten**

```
((i, L1$), (i, WB));] \/  
AddEdges [((i, IF), (i, DX));  
((i, DX), (i, WB));]  
// Other axioms...
```

Problem: Does μ SPEC accurately represent the RTL?

Formal Hardware Verification
with **the Check Tools**

Abstract Microarchitectural
Model: **μ SPEC Model**

μ SPEC-RTL
Verification Gap

RTL (e.g., **SystemVerilog**)

```
always @(posedge clk) begin  
  if (!rst_n) begin  
    ...  
  end else if (if_vld) begin
```

 **Designer Inspection**

```
  id_op <= ir_op;  
  id_ex_vld <= if_ex_vld;  
  ...
```

Roadmap Toward Automatic Synthesis of Verified μ SPEC


- **Background:** The Microarchitecture- μ SPEC Model Verification Challenge
- **RTL2 μ SPEC:** Synthesizing μ SPEC model from Simple Processor RTL Designs
- **RTL2M μ PATH:** Synthesizing (“Uncovering”) All μ PATHs per Instruction from Advanced SystemVerilog Processors
- **Next Steps:** Support synthesis of μ SPEC axioms for coherence protocol and complex data dependencies in complex processors

Toward automatic synthesis of μ SPEC model for complex multiprocessors


Roadmap Toward Automatic Synthesis of Verified μ SPEC

- **Background:** The Microarchitecture- μ SPEC Model Verification Challenge
- **RTL2 μ SPEC:** Synthesizing μ SPEC model from Simple Processor RTL Designs
- **RTL2M μ PATH:** Synthesizing (“Uncovering”) All μ PATHs per Instruction from Advanced SystemVerilog Processors
- Next Steps: Support synthesis of μ SPEC axioms for coherence protocol and complex data dependencies in complex processors


Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]




Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]




Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]




Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]




Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]




Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]




Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]



Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]




Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]



Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]


Is illegal outcome possible?

C0		C1	
(i0)	ST [data] 1	(i2)	LD [flag] 1
(i1)	ST [flag] 1	(i3)	LD [data] 0



RISC-V multi-V-scale


μ SPEC Model




SAT or SMT solver can answer with easy check!

- **Cyclic:** Not observable
- **Acyclic:** Observable


Microarchitectural Happens-Before (μ HB) Analysis Reasons About Observability of Hardware-level Program Execution [Lustig+, MICRO'14]



RTL2μSPEC: Synthesizing μSPEC from Processor Design



SystemVerilog design




#1 Netlist a.k.a. control- and data-flow graph

```
P0: assume (first |-> ( `PCR_0 != pc0 [*0:$] ) ##1
           ( `PCR_0 == pc0 [*1:$] ) ##1 ( `PCR_0 != pc0 ) );
P1: assume (first |-> s_eventually( `PCR_<stage(s)> == pc0 ) );
P2: assume ( `PCR_0 == pc0 |-> `IFR == i0 );
P3: assume (opcode(i0) == op);
A0: assert ( `PCR_<stage(s)> == pc0 |-> s == $past(s) );
```

#3 SVA Embedding w/ Templates
assert (property)



#4 JasperGold



#5 Comprehensive set of μSPEC axioms

Open-source RISC-V multi-V-scale case study [Hsiao+, MICRO'21]:

- **6.84 mins serial proof time** w/ 120 SVA properties evaluated
- **> 780x performance improvement** over prior work [Manerakr+, MICRO'17]

Roadmap Toward Automatic Synthesis of Verified μ SPEC

- **Background:** The Microarchitecture- μ SPEC Model Verification Challenge
- **RTL2 μ SPEC:** Synthesizing μ SPEC model from Simple Processor RTL Designs
- **RTL2M μ PATH:** Synthesizing (“Uncovering”) All μ PATHs per Instruction from Advanced SystemVerilog Processors
- Next Steps: Support synthesis of μ SPEC axioms for coherence protocol and complex data dependencies in complex processors

Single Microarchitectural Execution Path (μ PATH) Assumption



```
Axiom St_exe_path:  
forall microops i,  
  Microarchitectural  
  Execution Path ( $\mu$ PATH)  
  Axioms Per-Instruction  
// ...  
// Other axioms...
```

μ PATH: Models a **specific execution** of a **specific dynamic instruction** on a **specific microarchitecture** as a directed μ HB graph [Lustig+, MICRO'14].

Formal Hardware Verification with **the Check Tools**


Abstract Microarchitectural Model: **μ SPEC Model**

RTL (e.g., **SystemVerilog**)




RTL2 μ SPEC cannot recognize more than one μ PATH per instruction


Overview of RTL2M μ PATH: Multi- μ PATH Synthesis from RTL



Overview of RTL2M μ PATH: Multi- μ PATH Synthesis from RTL




Overview of RTL2M μ PATH: Multi- μ PATH Synthesis from RTL



```

MUL_mulU(MULN i0):
  if (i0.op0 == 0 ||
      i0.op1 == 0):
    return fast_path # 1 cyc
    return slow_path # 3 cyc
    
```

Zero-Skip Optimization



RTL2M μ PATH

Techniques

Netlist Analysis


SystemVerilog Assertion (SVA)
Generation from Templates

Model Checking


assert (property)

prove assert (property)


Overview of RTL2MμPATH: Multi-μPATH Synthesis from RTL



Conceptualizing Nodes in a μ PATH: A Key Challenge to Automated μ PATH Discovery with RTL2M μ PATH




Conceptualizing Nodes in a μ PATH: A Key Challenge to Automated μ PATH Discovery with RTL2M μ PATH



Many instructions (colors) in-flight at the same time!

How to recognize a node? Requires detecting & attributing state update to specific instructions



SystemVerilog Processor Design

Instruction Encodings

Design Metadata

RTL2M μ PATH


Asks a model checker **J** whether μ PATH is reachable by MUL in any execution.

assert (μ PATH)

✓ All reachable MUL μ PATHs

✗ Discard unreachable MUL μ PATHs


Our Solution: Expressing Nodes in μ PATHs using Micro-op Finite State Machines (μ FSMs)



An instruction **occupies/visits** a μ FSM by putting a **unique identifier** (e.g., its PC) in the μ FSM's IIR.

Instruction-identifying register (IIR),
e.g., register holding PC value.

State variables,
encoding a concrete FSM state






Micro-op Finite State Machine (μ FSM): 

- **<IIR, stateVars>** tuple
- Orchestrate instruction execution from fetch until possibly after commit
- Control instruction state updates per-cycle


SystemVerilog
Processor Design

Our Solution: Expressing Nodes in μ PATHs using Micro-op Finite State Machines (μ FSMs)






Micro-op Finite State Machine (μ FSM):

- `<IIR, stateVars>` tuple
- Orchestrate instruction execution from fetch until possibly after commit
- Control instruction state updates per-cycle




A μ HB node \leftrightarrow A μ FSM in a **non-idle state** and **occupied** by an instruction

Our Solution: Expressing Nodes in μ PATHs using Micro-op Finite State Machines (μ FSMs)




Micro-op Finite State Machine (μ FSM):

- \langle IIR, stateVars \rangle tuple
- Orchestrate instruction execution from fetch until possibly after commit
- Control instruction state updates per-cycle



RTL2M μ PATH: Synthesizing μ PATHs from Processor Design




SystemVerilog
Processor Design

Instruction Encodings

Design Metadata
(including μ FSMs)

RTL2M μ PATH

RTL2M μ PATH: Synthesizing μ PATHs from Processor Design



SystemVerilog
Processor Design


Instruction Encodings

Design Metadata
(including μ FSMs)


RTL2M μ PATH

Step 1: Synthesizing **sets of nodes**
that can form reachable μ PATHs

RTL2MμPATH: Synthesizing μPATHs from Processor Design



Step 1: Synthesizing **sets of nodes** that can form reachable μPATHs



n **PLs**

	MUL	MUL	MUL	MUL
IF	○			○
sMUL		○	○	○
sFIN			...	○
WB	○	○	...	○

Worst case: 2^n sets ($n > 40$)

Step 1A: Enumerate all possible **PLs** (concrete μFSM states) with netlist analysis

Ask a model checker...



Can any instruction visit <PL>?

Can <inst> visit <PL>?

Can <inst> visit <PL1> without visiting <PL2>?

Can <inst> visit both <PL1> and <PL2>?



Step 1B: SVA property-driven μPATH pruning

SystemVerilog Processor Design

Instruction Encodings

Design Metadata (including μFSMs)

RTL2MμPATH: Synthesizing μPATHs from Processor Design



SystemVerilog Processor Design

Instruction Encodings

Design Metadata (including μFSMs)

n PLs { IF, sMUL, sFIN, WB }


Step 1A: Enumerate all possible PLs (concrete μFSM states) with netlist analysis

Step 1: Synthesizing sets of nodes that can form reachable μPATHs

Step 2: Synthesizing full μPATHs by adding edges to reachable node sets

Details in the paper [Hsiao, MICRO'24]!

can <MUL> visit <IF, sMUL, WB> but no others (e.g., sFIN)?



Step 1B: SVA property-driven μPATH pruning

Step 1C: Embed node sets as SVA properties to deduce reachability

... Candidate sets of nodes (10s to ~1k)


CVA6 Core: Results

- Complexity statistics: 8,577 LoC (SystemVerilog); after elaboration: 22,138 wires, 19,575 standard cells, 482 registers (11,985 D flip-flop bits), 3 memories.
- 124,459 properties
- Average ~4 min per property
- ~16% undetermined under timeout of 30 minutes

CVA6 Cache: Preliminary Results

- Complexity statistics: 2,279 LoC (SystemVerilog); 4-way, 128B (scaled down from 32 KB), write-through, coalescing write-buffer
- 4,178 properties
- **Average < 3 sec per property**
- **All completed**

Benefits of modularization



<https://github.com/yaohsiaopid/SynthLC>



Roadmap Toward Automatic Synthesis of Verified μ SPEC

- **Background:** The Microarchitecture- μ SPEC Model Verification Challenge
- **RTL2 μ SPEC:** Synthesizing μ SPEC model from Simple Processor RTL Designs
- **RTL2M μ PATH:** Synthesizing (“Uncovering”) All μ PATHs per Instruction from Advanced SystemVerilog Processors
- **Next Steps:** Support synthesis of μ SPEC axioms for **coherence protocol** and **complex data dependencies** in complex processors


Challenge #1: Synthesizing coherence protocol related axioms

C0		C1	
(i0)	ST [data] 1	(i2)	LD [data] 2
(i1)	ST [data] 2	(i3)	LD [data] 1

Cache coherence protocols ensure that multiple cached copies of an address are kept up-to-date



Challenge #2: axioms synthesis regarding complex dataflow dependencies



Takeaways


PipeCheck [MICRO'14]
CCICheck [MICRO'15]
COATCheck [ASPLOS'16]
TriCheck [ASPLOS'17]
RTLCheck [MICRO'17]
PipeProof [MICRO'18]
CheckMate [MICRO'18]

Formal Hardware Verification
with **the Check Tools**

Abstract Microarchitectural
Model: **μ SPEC Model**

- Coherence
- Data-dependencies axioms
- Non-consecutive revisits
- Modularization
- ...

Narrowed Verification Gap!



Thank you!