## Memory Consistency Model-Aware Cache Coherence for Heterogeneous Hardware RACHEL CLEAVELAND AND CAROLINE TRIPPEL

STANFORD UNIVERSITY

2024 Formal Methods in Computer-Aided Design Prague, Czech Republic October 17, 2024

#### Modern Trends in Hardware Design



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp



### **Parallelism and Memory Correctness**



## **Parallelism and Memory Correctness**

Parallelism



 $\mathbf{R} \mathbf{x} = 2$ 

R x = 1

## Shared Memory

÷,

+

## Caching

÷

#### **Optimizations**

## Parallelism and Memory Correctness

Parallelism

Shared Memory

÷

÷

Caching

÷

### **Optimizations**

÷





Memory consistency models (MCMs) define the ordering requirements between *all* memory operations in a program.

## Heterogeneity in Modern Hardware

Inside NVIDIA's First GPU-CPU Superchip



÷

### Shared Memory

÷,

# Caching

÷

### **Optimizations**

÷





The NVIDIA® GH200 Grace Hopper architecture brings together the groundbreaking performance of the NVIDIA Hopper GPU with the versatility of the <u>NVIDIA Grace™ CPU</u>, connected with a high bandwidth and memory coherent <u>NVIDIA NVLink Chip-2-Chip</u> (<u>C2C)</u>® interconnect in a single Superchip, and support for the new NVIDIA NVLink Switch System.



#### AMD Instinct MI300A APUs

View Specs >

AMD Instinct MI300A accelerated processing units (APUs) combine the power of AMD Instinct accelerators and AMD EPYC<sup>™</sup> processors with shared memory to enable enhanced efficiency, flexibility, and programmability. They are designed to accelerate the convergence of AI and HPC, helping advance research and propel new discoveries.

## Heterogeneity and Memory Correctness



## Heterogeneity and Memory Correctness



## Heterogeneity and Memory Correctness





## Industrial Approach: Coherence Interfaces



## **Current Approaches**



Current Approaches				<u> </u>	MemGlue's Features	
	Approach	Cache Coherent	Memory Consistency	Modular	Verifiable	Polite
Industrial         CXL <sup>[1]</sup> ✓         ★           CHI <sup>[2]</sup> ✓         ★	<ul> <li>✓</li> </ul>	✓	×			
	CHI <sup>[2]</sup>	$\checkmark$	×	✓	✓	×
	CAPI <sup>[3]</sup>	$\checkmark$	×	✓	✓	×
Academic	Spandex <sup>[4]</sup>	$\checkmark$	×	✓	✓	×
	Crossing Guard <sup>[5]</sup>	$\checkmark$	×	✓	✓	×
	HeteroGen <sup>[6]</sup>	$\checkmark$	$\checkmark$	×	×	×
Our work	MemGlue	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$

[1] Debendra Das Sharma and Siamak Tavallaei. Compute Express Link 2.0. 2020.

[2] ARM. AMBA CHI Architecture Specification. 2024.

[3] J. Stuecheli et al. CAPI: A Coherent Accelerator Processor Interface. IBM Journal of Research and Development, 2015.

[4] Johnathan Alsop, Matthew Sinclair, and Sarita Adve. Spandex: A flexible interface for efficient heterogeneous coherence. ISCA 2018.

[5] Lena E. Olson, Mark D. Hill, and David A. Wood. Crossing guard: Mediating host-accelerator coherence interactions. ASPLOS, 2017.

[6] Nicolai Oswald et al. Heterogen: Automatic synthesis of heterogeneous cache coherence protocols. HPCA, 2022.

#### Roadmap

#### MemGlue Design Principles

Ordered MemGlue (Ordered Interconnect Network)

Unordered MemGlue (Unordered Interconnect Network)

#### **Experimental Evaluation & Results**

- Bounded proof of correctness (litmus testing)
- Complete proof of correctness (manual)

MemGlue Design Principles

Principles 1 & 2: A heterogeneous cache coherence protocol should be modular and verifiable.



## MemGlue Design Principles

Principles 1 & 2: A heterogeneous cache coherence protocol should be modular and verifiable.



**Principle 3:** A heterogeneous cache coherence protocol should be **polite**.

- Any local MCM or protocol supported.
- Intra- and inter-cluster performance minimally restricted.



### Principles 1 & 2: Modularity and Verifiability

A universal protocol addresses Principles 1 & 2.



## Principles 1 & 2: Why C11?

#### C11 is the seminal heterogeneous MCM.



## Principles 1 & 2: Leveraging the Heterogeneity of C11

MemGlue operates in the unified language of C11 strengths.



## Principles 1 & 2: Defining C11 Strengths

MemGlue operates in the **unified language of C11 strengths**.

#### RLX

#### **REL/ACQ**

Few ordering requirements beyond coherence.

Writes that happen-before a REL are visible to reads that happen-after an ACQ that reads from the REL.

#### SC

All SC instructions are totally ordered.

Thread 1	Thread 2
$W_{rlx} \mathbf{x} = 1$	R <sub>rlx</sub> flag = 1
W <sub>rix</sub> flag = 1	$R_{rlx} \mathbf{x} = 0$

Allowed



Disallowed

Thread 1Thread 2 $W_{sc} \mathbf{x} = 1$  $R_{sc} \mathbf{flag} = 1$  $W_{sc} \mathbf{flag} = 1$  $R_{sc} \mathbf{x} = 0$ 

Disallowed

Implementing MemGlue as an **update-based protocol** (as opposed to an invalidation-based protocol) addresses principle 2.

#### Invalidation-based:



Implementing MemGlue as an **update-based protocol** (as opposed to an invalidation-based protocol) addresses principle 2.



Implementing MemGlue as an **update-based protocol** (as opposed to an invalidation-based protocol) addresses principle 2.

Requirement 1 restrict local clust implementations	: should not ster 3.	Requirement 2 restrict inter-clust performance.	: should not ster
Allow any local coherence protocol.	Allow any local MCM.	Do not uphold single-write multiple reader invariant.	Performant under producer- consumer communication patterns.

Implementing MemGlue as an **update-based protocol** (as opposed to an invalidation-based protocol) addresses principle 2.

	Requirement 1: should not restrict local cluster implementations.		<b>Requirement 2:</b> should not restrict inter-cluster performance.	
	Allow any local coherence protocol.	Allow any local MCM.	Do not uphold single-write multiple reader invariant.	Performant under producer- consumer communication patterns.
Update-based	0	$\bigcirc$	$\bigcirc$	
Invalidation- based	$\diamond$			

[7] Liqun Cheng and John B Carter. Extending CC-Numa Systems to Support Write Update Optimizations.SC 2008.
 [8] David B Glasco, Bruce A Delagi, and Michael J Flynn. Update-based cache coherence protocols for scalable shared-memory multiprocessors. HICSS, 1994.

#### Roadmap

#### MemGlue Design Principles

#### **Ordered MemGlue (Ordered Interconnect Network)**

Unordered MemGlue (Unordered Interconnect Network)

#### **Experimental Evaluation & Results**

- Bounded proof of correctness (litmus testing)
- Complete proof of correctness (manual)

### MemGlue Overview: Hardware Structures

Shims are responsible for:

- <u>Reverse compiling</u> cluster instructions to their C11-style analog.
- 2. <u>Sending writes and</u> <u>read requests on</u> behalf of their cluster.
- <u>Receiving and</u> propagate write <u>updates</u> from the CC.



Ordered MemGlue: messages between shims and CC arrive <u>in the order</u> they were sent. Unordered MemGlue: messages may be reordered by the network.

#### The Consistency Concroller (CC):

- 1. <u>Forwards write updates</u> to the necessary shims.
- 2. <u>Supplies the most up-</u> <u>to-date data on read</u> misses

## Ordered MemGlue Overview: Challenges

Goal: uphold the C11 MCM for any execution of any program

#### **Primary Challenges:**

- Maintaining coherence
- Maintaining total order of SC instructions



### Ordered MemGlue By Example

Shim 1				
Address	Valid (V/I)	Sync Bit	TS	
х				
у				

Shim 2				
Address	Valid (V/I)	Sync Bit	TS	
x				
у				

Consistency Controller				
Address	TS	Data	Sharers	
х				
у				

#### Ordered MemGlue By Example

Shim 1			
Address	Valid (V/I)	Data	
x	I		
у	I		



\*Simplistic\* MemGlue Omit metadata

Omit C11 strengths

•

Shim 2			
Address	Valid (V/I)	Data	
x	V	0	
у	I		

Consistency Controller			
Address	Data	Sharers	
х	0	2	
у	0		



Shim 2			
Address	Valid (V/I)	Data	
x	V	0	
у	I		

#### On a local write:

- 1. Shim sends WRITE
  - message to the CC and updates its cache state.

Consistency Controller			
Address	Data	Sharers	
х	0	2	
у	0		







34

#### Ordered MemGlue By Example: Cluster Read Hits

Shim 1				
Address	Valid (V/I)	Data		
х	ŦV	1		
у	I			



Consistency Controller			
Data	Sharers		
<del>0</del> 1	2, 1		
0			
	Data Data 0		

## Ordered MemGlue By Example: Cluster Read Misses

Shim 1				
Address	Valid (V/I)	Data		
х	ŦV	1		
У	I			

#### On a local read miss:

- 1. Shim sends a RREQ message to the CC.
- 2. CC sends the data in a RRESP and updates the sharer list.





## Ordered MemGlue By Example: Cluster Read Misses



## Ordered MemGlue By Example: Cluster Read Misses







Consistency Controller			
Address	Data	Sharers	
х	0	1, 2	
у	0		
У	0		











ſ	Consistency Controller				
	Address	TS	Data	Sharers	
	х	0	0	1, 2	
	у	0	0		



Stanford University

Data

















#### Roadmap

#### MemGlue Design Principles

Ordered MemGlue (Ordered Interconnect Network)

#### **Unordered MemGlue (Unordered Interconnect Network)**

#### **Experimental Evaluation & Results**

- Bounded proof of correctness (litmus testing)
- Complete proof of correctness (manual)





ſ	Consistency Controller				
	Address	TS	Data	Sharers	
	x	0	0	1, 2	
	у	0	0	1, 2	

54



Stanford University

Data

0

0











#### Roadmap

MemGlue Design Principles

Ordered MemGlue (Ordered Interconnect Network)

Unordered MemGlue (Unordered Interconnect Network)

#### **Experimental Evaluation & Results**

- Bounded proof of correctness (litmus testing)
- Complete proof of correctness (manual)

### **Results: Litmus Testing for Correctness**

We implemented MemGlue in the Murphi model checker and checked its behavior against a suite of 6,738 litmus tests.



## **Results: Litmus Testing for Correctness**

We implemented MemGlue in the Murphi model checker and checked its behavior against a suite of 6,738 litmus tests.



**Takeaway 1:** Both MemGlue variants uphold C11.

Takeaway 2: Unordered MemGlue effectively leverages relaxed C11 behavior.

### **Results: Litmus Testing for Politeness**

Mapped each test to "strong" clusters and "weak" clusters.

- Strong clusters only emit SC instructions.
- Weak clusters leverage C11 release and relaxed behavior.



Takeaway: MemGlue is polite: it does not overly restrict the system-wide MCM.

**Results: Manual Proof of Correctness** 

**Proof Goal:** all program outcomes observable in MemGlue are allowed by the C11 MCM.

C11 MCM is defined **axiomatically**.

From [Lahav+, PLDI`17]



### Takeaways

#### See paper:

- Correctly integrating shims into their clusters
- Motivating update-based protocols
- Maintaining C11 under Ordered and Unordered MemGlue

#### Next steps:

- Performance results via simulation
- Mechanize MemGlue's proof of correctness
- Define a complete operational model of C11

### Takeaways

#### Conclusions

- MemGlue: MCM-aware cache coherence protocol for heterogeneous systems
  - Modular, verifiable, and polite
  - Targets C11
  - Update-based
- Promising application for update-based protocols



#### rcleavel@stanford.edu trippel@stanford.edu



